Über diesen Kurs
2,117 recent views

100 % online

Beginnen Sie sofort und lernen Sie in Ihrem eigenen Tempo.

Flexible Fristen

Setzen Sie Fristen gemäß Ihrem Zeitplan zurück.

Stufe „Mittel“

This course is aimed at students with prior programming experience and a desire to understand computation approaches to problem solving.

Ca. 12 Stunden zum Abschließen

Empfohlen: 4-10 hours/week...

Englisch

Untertitel: Englisch

Kompetenzen, die Sie erwerben

Programming PrinciplesComputer ArchitectureProgramming Language Concepts

100 % online

Beginnen Sie sofort und lernen Sie in Ihrem eigenen Tempo.

Flexible Fristen

Setzen Sie Fristen gemäß Ihrem Zeitplan zurück.

Stufe „Mittel“

This course is aimed at students with prior programming experience and a desire to understand computation approaches to problem solving.

Ca. 12 Stunden zum Abschließen

Empfohlen: 4-10 hours/week...

Englisch

Untertitel: Englisch

Lehrplan - Was Sie in diesem Kurs lernen werden

Woche
1
2 Stunden zum Abschließen

Familizarize youself with FPGA technologies

From the mid-1980s, reconfigurable computing has become a popular field due to the FPGA technology progress. An FPGA is a semiconductor device containing programmable logic components and programmable interconnects but no instruction fetch at run time, that is, FPGAs do not have a program counter. In most FPGAs, the logic components can be programmed to duplicate the functionality of basic logic gates or functional Intellectual Properties (IPs). FPGAs also include memory elements composed of simple flip-flops or more complex blocks of memories. Hence, FPGA has made possible the dynamic execution and configuration of both hardware and software on a single chip. This module provides a detailed description of FPGA technologies starting from a general description down to the discussion on the low-level configuration details of these devices, to the bitstream composition and the description of the configuration registers....
9 Videos (Gesamt 57 min), 2 Quiz
9 Videos
FPGA-based systems and reconfiguration4m
Programmable System-on-Multiple Chips7m
Programmable System-on-Chips4m
FPGAs main building blocks7m
How to program an FPGA: bitstream and configuration5m
How to program an FPGA: system description and physical design7m
CAD Tools for FPGA-based systems design6m
An introuction to the SDx development environment9m
2 praktische Übungen
QUIZ 140m
QUIZ 230m
Woche
2
3 Stunden zum Abschließen

A bird's eye view on SDAccel

The Xilinx SDAccel Development Environment let the user express kernels in OpenCL C, C++ and RTL (as an example we can think of, SystemVerilog, Verilog or VHDL) to run on Xilinx programmable platforms. The programmable platform is composed of (1) the SDAccel Xilinx Open Code Compiler (XOCC), (2) a Device Support Archive (DSA) which describes the hardware platform, (3) a software platform, (4) an accelerator board, and5. last but not least, the SDAccel OpenCL runtime. Within this module, after an introduction to OpenCL, we are going to see how this language has been sued in SDAccel and the main "components" of this toolchain....
7 Videos (Gesamt 37 min), 1 Lektüre, 1 Quiz
7 Videos
An introduction to SDAccel and the OpenCL-based flow5m
OpenCL computational model: global and local sizes4m
Not only OpenCL! The Rationale behind the RTL and C flows5m
SDAccel memory model5m
SDAccel "emulations"5m
SDAccel runtime4m
1 Lektüre
SDAccel Environment Programmers Guide
1 praktische Übung
QUIZ 330m
Woche
3
3 Stunden zum Abschließen

On how to optmize your system

Within this module, Before getting into the optimisation, we will first understand how an FPGA is working, also from a computational point of view. Although the traditional FPGA design flow is more similar to a regular IC than a processor, an FPGA provides significant cost advantages in comparison to an IC development effort and offers the same level of performance in most cases. Another advantage of the FPGA when compared to the IC is its ability to be dynamically reconfigured. This process, which is the same as loading a program in a processor, can affect part or all of the resources available in the FPGA fabric. When compared with processor architectures, the structures that comprise the FPGA fabric enable a high degree of parallelism in application execution. The custom processing architecture generated by SDAccel for an OpenCL kernel presents a different execution paradigm. This must be taken into account when deciding to port an application from a processor to an FPGA. To better understand such a scenario we will briefly compare a processor sequential execution with the intrinsic parallel nature of an FPGA implementation. Furthermore, within this module we are going to familiarise ourselves with the application optimisation flow.The Xilinx SDAccel Environment is a complete Software Development Environment, for creating, compiling, and optimising OpenCL applications with the objective of being accelerated on Xilinx FPGAs. From a designer perspective we can organise the flow for optimising an application in the SDAccel Environment as a three phases flow. Those three phases are: (1) baselining functionalities and performance, (2) optimising data movement and (3) optimising kernel computation...
5 Videos (Gesamt 37 min), 1 Lektüre, 1 Quiz
5 Videos
FPGA Parallelism vs Processor Architecture 1/27m
FPGA Parallelism vs Processor Architecture 2/28m
Scheduling, Pipelining, and Dataflow8m
Application Optimization Flow6m
1 Lektüre
SDAccel Environment Profiling and Optimisation Guide30m
1 praktische Übung
QUIZ 430m
5 Stunden zum Abschließen

Optimize your system via SDAccel

In this module we will provide a bird's eye view on the available SDAccel optimisations. The presented optimisations are not the only available ones, but they are more a list of recommendations to optimise the performance of an OpenCL application that have to be used as a starting point for ideas to consider or investigate further. Within this context we will organise these “recommendations” in three sets of optimisations: (1) arithmetic optimisations, (2) data-related optimisations, and finally (3) memory-related optimisations....
6 Videos (Gesamt 34 min), 2 Lektüren, 1 Quiz
6 Videos
Interface optimizations: Overall context and an overview of a typical target architecture6m
Interface optimizations: a first example5m
Burst data transfer3m
Using full AXI data width4m
Using multiple memory banks3m
2 Lektüren
SDAccel Environment Profiling and Optimisation Guide
Sources Codes30m
1 praktische Übung
QUIZ 530m
Woche
4
4 Stunden zum Abschließen

Other optimizations

After an overall description of possibile optimisations, within this module we will focus on four specific optimisations (1) loop unrolling, (2) loop pipelining, (3) array partitioning and (4) the host optimisations. First, we will describe loop unrolling which means to unroll the loop iterations so that, the number of iterations of the loop reduces, and the loop body performs extra computation. This technique allows to expose additional instruction level parallelism that Vivado HLS can exploit to implement the final hardware design. After that we will present the loop pipelining optimisation, where we will move from a sequential execution of the loop iterations to a pipelined execution in which the loop iterations are overlapped in time. After that we will present the array partitioning optimisation which allows to optimise the usage of BRAM resources in order to improve the performance of the kernel. Finally, at the end of this module we are going to discuss optimisations related to the host system that is responsible for transferring the data to and from the FPGA board, as well as to send the command to start the execution of a kernel....
6 Videos (Gesamt 43 min), 2 Lektüren, 1 Quiz
6 Videos
Kernel optimization: loop unrolling 2/26m
Kernel optimization: loop pipelining9m
Kernel optimization: array partitioning 1/28m
Kernel optimization: array partitioning 2/27m
Host optimizations5m
2 Lektüren
SDAccel Environment Profiling and Optimisation Guide30m
Source Codes30m
1 praktische Übung
QUIZ 630m
3 Stunden zum Abschließen

An introduction to FPGA-augmented cloud infrastructures

...
3 Videos (Gesamt 14 min), 1 Lektüre, 1 Quiz
3 Videos
An introduction to SDAccel and the AWS EC2 F1 instances8m
Closing remarks and future directions1m
1 Lektüre
A Scalable FPGA Design for Cloud N-Body Simulation
1 praktische Übung
QUIZ 720m

Dozent

Avatar

Marco Domenico Santambrogio

Associate Professor
DEIB - Dept. of Electronics, Information and Bioengineering

Über Politecnico di Milano

Politecnico di Milano is a scientific-technological University, which trains engineers, architects and industrial designers. From 2014 Politecnico di Milano started the release of several MOOCs, developed by the service for digital learning METID (Methods and Innovative Technologies for Learning), giving everybody the chance to enhance personal skills....

Häufig gestellte Fragen

  • Sobald Sie sich für ein Zertifikat angemeldet haben, haben Sie Zugriff auf alle Videos, Quizspiele und Programmieraufgaben (falls zutreffend). Aufgaben, die von anderen Kursteilnehmern bewertet werden, können erst dann eingereicht und überprüft werden, wenn Ihr Unterricht begonnen hat. Wenn Sie sich den Kurs anschauen möchten, ohne ihn zu kaufen, können Sie womöglich auf bestimmte Aufgaben nicht zugreifen.

  • Wenn Sie ein Zertifikat erwerben, erhalten Sie Zugriff auf alle Kursmaterialien, einschließlich bewerteter Aufgaben. Nach Abschluss des Kurses wird Ihr elektronisches Zertifikat zu Ihrer Seite „Errungenschaften“ hinzugefügt – von dort können Sie Ihr Zertifikat ausdrucken oder es zu Ihrem LinkedIn Profil hinzufügen. Wenn Sie nur lesen und den Inhalt des Kurses anzeigen möchten, können Sie kostenlos als Gast an dem Kurs teilnehmen.

Haben Sie weitere Fragen? Besuchen Sie das Hilfe-Center für Teiln..