Buses and Tristate Buffers

Lehrplan anzeigen

Kompetenzen, die Sie erwerben

Writing Code in Verilog, Simulating FPGA Designs, Designing FPGA Logic, Designing Test Benches, Writing code in VHDL


4.4 (504 Bewertungen)

  • 5 stars
    58,92 %
  • 4 stars
    27,97 %
  • 3 stars
    6,94 %
  • 2 stars
    2,97 %
  • 1 star
    3,17 %


4. Juni 2020

This is very good course , but i found some little missing details related to reading materials .

But this was really very helpful course for me as fresher .


27. Okt. 2020

I think this is a good start in learning how to write VHDL and Verilog.

I would like to see a next level course or recommendations for further writing code.

Aus der Unterrichtseinheit

Verilog and System Verilog Design Techniques

Unterrichtet von

  • Placeholder

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice

  • Placeholder

    Benjamin Spriggs

    Lecturer and Scholar of Engineering Practice

Durchsuchen Sie unseren Katalog

Melden Sie sich kostenlos an und erhalten Sie individuelle Empfehlungen, Aktualisierungen und Angebote.