This course can also be taken for academic credit as ECEA 5361, part of CU Boulder’s Master of Science in Electrical Engineering degree. Hardware Description Languages for Logic Design enables students to design circuits using VHDL and Verilog, the most widespread design methods for FPGA Design. It uses natural learning processes to make learning the languages easy. Simple first examples are presented, then language rules and syntax, followed by more complex examples, and then finally use of test bench simulations to verify correctness of the designs. Lecture presentations are reinforced by many programming example problems so that skill in the languages is obtained. After completing this course, each student will have fundamental proficiency in both languages, and more importantly enough knowledge to continue learning and gaining expertise in Verilog and VHDL on their own.
Synchronous Logic: Latches and Flip Flops
Loading...
Kompetenzen, die Sie erwerben
Writing Code in Verilog, Simulating FPGA Designs, Designing FPGA Logic, Designing Test Benches, Writing code in VHDL
Bewertungen
4.4 (504Â Bewertungen)
- 5 stars58,92Â %
- 4 stars27,97Â %
- 3 stars6,94Â %
- 2 stars2,97Â %
- 1 star3,17Â %
KK
4. Juni 2020
This is very good course , but i found some little missing details related to reading materials .
But this was really very helpful course for me as fresher .
KP
27. Okt. 2020
I think this is a good start in learning how to write VHDL and Verilog.
I would like to see a next level course or recommendations for further writing code.
Aus der Unterrichtseinheit
Verilog and System Verilog Design Techniques
Unterrichtet von
Timothy Scherr
Senior Instructor and Professor of Engineering Practice
Benjamin Spriggs
Lecturer and Scholar of Engineering Practice
Durchsuchen Sie unseren Katalog
Melden Sie sich kostenlos an und erhalten Sie individuelle Empfehlungen, Aktualisierungen und Angebote.
Coursera Footer
© 2023 Coursera Inc. Alle Rechte vorbehalten.
