Chevron Left
Zurück zu Hardware Description Languages for FPGA Design

Kursteilnehmer-Bewertung und -Feedback für Hardware Description Languages for FPGA Design von University of Colorado Boulder

215 Bewertungen
64 Bewertungen

Über den Kurs

This course can also be taken for academic credit as ECEA 5361, part of CU Boulder’s Master of Science in Electrical Engineering degree. Hardware Description Languages for Logic Design enables students to design circuits using VHDL and Verilog, the most widespread design methods for FPGA Design. It uses natural learning processes to make learning the languages easy. Simple first examples are presented, then language rules and syntax, followed by more complex examples, and then finally use of test bench simulations to verify correctness of the designs. Lecture presentations are reinforced by many programming example problems so that skill in the languages is obtained. After completing this course, each student will have fundamental proficiency in both languages, and more importantly enough knowledge to continue learning and gaining expertise in Verilog and VHDL on their own....



Jun 05, 2020

This is very good course , but i found some little missing details related to reading materials .\n\nBut this was really very helpful course for me as fresher .


Jul 31, 2020

The course helped in showing the different styles of the Verilog and VHDL coding.\n\nUnderstood the advantages of Verilog and VHDL in real life applications

Filtern nach:

51 - 65 von 65 Bewertungen für Hardware Description Languages for FPGA Design


May 14, 2020

this course is given good idea of Hardware Description Language and i understood the concepts well.

von Muhammad Z Y

Apr 08, 2020

Course content is moderate. But also have complexity level higher for a beginner.

von Apoorva S

May 25, 2020

A very engaging course to do for beginners having fundamentals strong.

von Yuvraj S R

May 18, 2020

Explanations are not that good for some circuits like memory


Apr 30, 2020

a big thank you to all the professiors

von Prakash K R

Jun 24, 2020

It should be more elaborative


Jun 07, 2020


von J S

Aug 05, 2020


von Islam E

May 31, 2020

this course need a person who knows before the basics of both VHDL/Verilog. because i know some basics of VHDL i understood its part but verilog was a little bit hard to me to understand it

von Saran z

Apr 25, 2020

the course is arranged well but the teaching methodology is not good the teachers are just reading the ppts secondly assignments submission way is troublesome

von Harsh A

Jun 15, 2020

Verilog part is explained very well but VHDL part completely unsatisfied.

von Sachin A

Apr 22, 2020

Very introductory. Verilog and VHDL exercises are copied.

von Sakshat R

May 28, 2020

Innovative teaching, but very poor assignments

von Rishi D

Jun 12, 2020

teacher as well as way of teaching is not good . assignments are great though

von Ethan R

Apr 12, 2020

The highlight of this course was the recommended reading materials.